← 返回 JSSC 论文列表JSSC 2020第7期Data Converters130nm
Track-and-Zoom Neural Analog-to-Digital Converter With Blind Stimulation Artifact Rejection M. Reza Pazhouhandeh , Student Member , IEEE, Michael Chang, Taufik A. V aliante
一种用于神经调节的双向32通道CMOS神经接口,能够在刺激期间记录神经活动。
130nm CMOS, 0.6V/1.2V 数字/模拟供电, 70dB SNDR, 500Hz带宽
神经接口ADCCMOS神经调节频谱整形
▸采用dc耦合的ΣΔ调制ADC记录慢电位
▸频谱整形前端均衡神经信号频谱
▸时间共享调制器的反馈DAC作为电流模式刺激器
Abstract
Closed-loop neuromodulation for the treatment of neurological disorders requires monitoring of the brain activ- ity uninterruptedly even during neurostimulation. This article presents a bidirectional 32-channel CMOS neural interface that can record neural activity during stimulation. Each channel con- sists of a dc-coupled 2-modulated analog-to-digital converter (neural-ADC), which records slow potentials ( <0.1 Hz) while accommodating rail-to-rail dc offset using a spectrum-shaping front-end. This front-end equalizes the neural signal spectrum before signal quantization, which reduces the energy consumption and silicon area. Upon detection of a large artifact by an in-channel event-triggered digit al block, the modulator feedback DAC tracks the artifact with step sizes incrementing in a radix-2 exponential form, preventing the neural-ADC from saturation. Upon tracking the artifact, the multi-bit DAC step size is reduced to zoom into the input neural signal at the highest recording reso- lution. The modulator’s multi-bit DAC is reused in a time-shared fashion as a current-mode stimulator with no area overhead. The 2-ADC consumes 1.7 μW from 0.6-V/1.2-V digital/analog supplies and time-shares the modulator’s feedback DAC as the multi-bit current-mode stimulator operating at 3.3 V . The ADC occupies a silicon area of 0.023 mm 2 in the 130-nm CMOS and achieves a signal-to-noise-and-distortion ratio (SNDR) of 70 dB over the 500-Hz bandwidth and an equivalent noise efficiency