← 返回 JSSC 论文列表JSSC 2020第8期Other0.18µm
A Fully Integrated Multilevel Synchronized-Switch-Harvesting-on-Capacitors Interface for Generic PEHs Pavel Angelov , Student Member , IEEE, and Martin Nielsen-Lönn , Student Member , IEEE
提出一种全集成多级同步电容开关能量采集架构，显著提升压电换能器能量提取效率。
0.18-µm CMOS, 22 Hz, 1.51 µW to 4.82 µW
能量采集压电换能器同步电容开关全集成低频率
▸创新点1：全集成架构（系统创新） - 该论文首次实现了SSHC技术的全集成设计，利用能量收集系统中已有的存储电容，无需额外外部组件，显著降低了系统复杂度和成本，适用于微型化应用场景。
▸创新点2：多级同步电容开关技术（电路创新） - 提出ML-SSHC电路结构，通过多级电容切换实现更高效的能量提取，理论分析显示其功率提取能力达到传统全桥整流器的7.01倍，大幅提升能量转换效率。
▸创新点3：低频适应性突破（方法创新） - 在22Hz极低机械振动频率下仍能稳定工作，且不要求压电采集器具备特殊参数（如高开路电压），突破了现有技术对工作频率和采集器特性的限制。
▸创新点4：0.18µm CMOS工艺实现（工艺创新） - 采用标准CMOS工艺完成全集成芯片设计，实测在1.51-4.82µW功率范围内保持6.71倍以上能效提升，验证了技术方案的可行性和工艺兼容性。
Abstract
This article presents a novel architecture for real- izing the synchronized-switch-harvesting-on-capacitors (SSHC) technique used for enhanced energy extraction from piezoelectric transducers. The proposed architecture allows full integration by utilizing the storage capacitor already present in most energy-harvesting systems. A promising circuit implementation of the technique, named multilevel SSHC (ML-SSHC), is pro- posed as well, and its performance is analyzed theoretically. Based on that, a fully integrated and power-efficient transistor- level design in 0.18- µm CMOS is presented and fabricated in a prototype chip. When operating at a mechanical exci- tation frequency of 22 Hz and delivering between 1.51 µm and 4.82 µW, the measured increase in extracted power is 7.01× and 6.71× , respectively, relative to an ideal full-bridge rectifier. While the performance is comparable to the state of the art, this is the first implementation allowing full integration at such low frequencies without posing special requirements on the piezoelectric harvester.