← 返回 JSSC 论文列表JSSC 2020第8期RF & Wireless65nmPLLClock Generation
An Energy-Efficient 10-Gbs CMOS Millimeter-Wave Transceiver With Direct-Modulati
一款65nm CMOS工艺的高能效10Gb/s毫米波收发器，集成直接调制数字发射器和I/Q相位耦合频率合成器。
65nm CMOS, 10Gb/s, 340.4mW, 34pJ/bit, -115.6dBc/Hz@10MHz
毫米波收发器直接调制QPSK频率合成器CMOS
▸直接调制数字功率放大器实现QPSK调制
▸采用同相耦合技术改善LO I/Q匹配和相位噪声
▸集成20GHz子采样PLL和正交相位耦合注入锁定振荡器
Abstract
A fully integrated energy-efficient 10-Gb/s
millimeter-wave transceiver with direct-modulation digital
transmitter (TX) and I/ Q phase-coupled frequency synthesizer
in 65 nm CMOS is presented. The transceiver consists of a
direct-conversion receiver (RX), a digital TX with on-chip QPSK
modulation, and a quadrature local-oscillation (LO) generation
network with a 20-GHz phase-locked loop (PLL) frequency syn-
thesizer. A T/R switch is integrated to interface with an E-shaped
patch antenna. The QPSK