← 返回 JSSC 论文列表
📄 下载 JSSC 原文 PDF
JSSC 2021第2期Data Converters90nmDAC

A Low-Area and Fully Nonlinear 10-Bit Column Driver With Low-V oltage DAC and Switched-Capacitor Amplifier for Active-Matrix Displays

提出一种低面积全非线性10位列驱动器,采用低压DAC和开关电容放大器。
90nm CMOS, 1.2V, 10-bit分辨率
列驱动器低压DAC开关电容放大器非线性伽马校正面积优化
使用低压MOSFET替代高压MOSFET减小面积
单级DAC架构提高非线性伽马校正分辨率
开关电容放大器设计抑制非理想效应
Abstract
To reduce the circuit area and support a 10-bit fully nonlinear gamma correction, a new column driver archi- tecture constructed with a 10-bit one-stage low-voltage resis- tor string digital-to-analog converter (RDAC) (LVDAC) and a switched-capacitor amplifier (SC-AMP) is proposed. Because the LVDAC is implemented with low-voltage (LV) MOSFETs instead of high-voltage (HV) MOSFETs, the circuit area is drastically reduced. In addition, there is no need to use level shifters that must be used in the traditional column driver between the LV logic circuit and the HV DAC, thus further decreasing the circuit area. By utilizing a one-stage DAC architecture, the effective bit resolution of nonlinear gamma correction can be increased compared with previous two-stage DACs, in which the output voltages of the coarse DAC are interpolated. The output voltage of LVDAC is amplified by SC-AMP to reach the requisite HV to drive the display panel. In designing the SC- AMP, the effects of non-idealities, such as random offset voltage, capacitance mismatch, parasitic capacitance, and switching error are quantitatively analyzed, and circuit techniques to suppress the effects are presented. The proposed column driver was fabricated using a 90-nm CMOS process. The circuit area of the proposed 10-bit column driver is only 69.0% of that of the conventional 8-bit column driver because the conventional 8-bit HV RDAC (HVDAC) using 5-V MOSFETs is replaced by the proposed 10-bit LVDAC using 1.2-V MOSFETs, al