← 返回 JSSC 论文列表
📄 下载 JSSC 原文 PDF
JSSC 2021第6期Power Management65nm

Fully Integrated Switched-Inductor-Capacitor V oltage Regulator With 0.82-A/mm2 Peak Current Density and 78% Peak Power Efficiency

提出一种新型开关电感电容电压调节器,实现高效集成与快速瞬态响应
65nm CMOS, 1.2V输入, 峰值效率78%@0.9V/406mA, 纹波<56mV
全集成电压调节器开关电感电容脉冲宽度调制片上电感动态电压调节
采用开关电感电容(SIC)拓扑结构降低电感电流应力
通过PWM控制实现精细电压调节(0.6-0.9V)
创新布局将电感置于电源输入端优化集成度
Abstract
Fully integrated voltage regulators (FIVRs) can improve the performance and reduce the power consumption of a system-on-chip (SoC) by providing point-of-load voltage regulation with dynamic voltage scaling. The desirable attributes of FIVRs include high power efficiency, high power density, and fast transient response, which are difficult to achieve due to on-chip area constraint and parasitic effects. Low-quality and low-density on-chip inductors and capacitors are currently the main performance-limiting factors. This article presents a switched-inductor-capacitor (SIC) voltage converter that can operate more efficiently with compact on-chip air-cored metal- tracked inductors than existing step-down voltage converters. The SIC converter consists of an inductor, a flying capacitor, and three power switches, and it can provide fine-grained voltage regulation by using pulsewidth-modulation (PWM) control. The unique SIC converter topology eases the on-chip inductor integration by positioning the inductor at the input power supply and reducing the current stress of the inductor. A proof-of-concept fully integrated SIC voltage regulator is fabricated in a 65-nm CMOS process, with an area of 1.3 mm × 0.5 mm excluding pads. The output voltage can be regulated from 0.6 to 0.9 V given a 1.2-V input power supply. The output voltage ripple is below 56 mV over the entire range of output voltages and load currents. The peak power efficiency is 78% at an output of 0.9 V and 406 mA. The peak powe