← 返回 JSSC 论文列表
📄 下载 JSSC 原文 PDF
JSSC 2021第7期RF & Wireless65nmPower Amplifier

A Quadrature Class-G Complex-Domain Doherty Digital Power Amplifier

提出一种基于复杂域Doherty架构的高效正交数字功率放大器,结合Class-G技术提升效率。
27.8-dBm峰值输出功率,32.1%峰值系统效率,-42.0 dB EVM
数字功率放大器复杂域DohertyClass-G开关电容高效率
创新点1:复杂域Doherty架构(CDD)通过两个独立向量在复域实现高效功率放大,引入额外效率峰值,显著提升系统效率(SE)和功率回退(PBO)性能。
创新点2:双电源Class-G技术通过动态切换电源电压,优化功率放大器的效率,尤其在低功率输出时表现优异,进一步降低能耗。
创新点3:开关电容功率放大器(SCPA)结合CDD和Class-G技术,实现高效率和高线性度,支持复杂调制信号如1024-QAM OFDM,峰值效率达32.1%。
创新点4:该设计在65nm CMOS工艺中实现,展示了高集成度和低功耗特性,适用于现代无线通信系统,如802.11ax。
Abstract
This article presents an efficient quadrature digital power amplifier (DPA) based on a complex-domain Doherty (CDD) architecture. The proposed CDD architecture allows a PA to achieve high efficiency through Doherty operation in a complex domain using two independent vectors with different amplitudes and phases. It demonstrates high efficiency when two vectors have in-phase components in the complex domain by introducing an additional efficiency peak. The proposed DPA based on a switch-capacitor PA (SCPA) employs the CDD and dual-supply Class-G techniques to enhance system efficiency (SE) and adds three additional efficiency peaks down to 12-dB power back-off (PBO). An additional efficiency peak at 6-dB PBO and two additional efficiency peaks at 2.5- and 12-dB PBOs are associated with CDD and Class-G, respectively. The prototype, fabricated in a 65-nm CMOS process, achieves 27.8-dBm peak output power ( P OUT) with a peak SE of 32.1%. It exhibits an error vector magnitude (EVM) of −42.0 dB ( −43.3 dB) at a POUT of 14.7 dBm (15.4 dBm) for an 802.11ax 40-MHz (20-MHz) 1024-QAM OFDM signal with 13.1-dB (12.4-dB) peak-to-average power ratio (PAPR) at 2.2 GHz. The average SE measured with a 20-MHz single-carrier 1024-QAM signal with 6.8-dB PAPR at a P OUT of 21 dBm is 18.4%.