← 返回 JSSC 论文列表JSSC 2021第7期Memory28nmSRAMProcessor/CPU
SleepRunner A 28-nm FDSOI ULP Cortex-M0 MCU With ULL SRAM and UFBR PVT Compensat
SleepRunner是一款28nm FDSOI超低功耗MCU，优化逻辑/内存/电源管理，适用于物联网长寿命需求。
28nm FDSOI, 40MHz@2.6µW/DMIPS, 131nW/kB深睡眠功耗
超低功耗FDSOI物联网背偏置SRAM
▸利用FDSOI技术的前向背偏置能力优化功耗
▸采用超低泄漏FBB兼容SRAM单元降低静态功耗
▸双环路数字统一频率/背偏置调节系统快速响应工艺温度变化
Abstract
Preventing device obsolescence in Internet-of-
things (IoT) is mandatory for its massive deployment to
be ecologically sustainable. This calls for ultralow-power
(ULP) reprogrammable microcontroller units (MCUs) for long
lifetime, yet with sufficient computing performance to extract the
meaningful information from the sensed data before transmitting
it to the cloud. In this article, we present the SleepRunner MCU
with logic/memory/power management co-optimization for best
exploitation of the forw