← 返回 JSSC 论文列表JSSC 2021第11期Clocking & PLLs65nmVCO
A 1789-dB FoM 128-dB SFDR VCO-Based AFE for ExG Readouts With a Calibration-Free
一种基于VCO的无校准AFE，用于ExG读取，具有高动态范围和线性度。
65nm CMOS, 0.8V, 1.68μW, 94.2-dB SNDR, 95.1-dB DR, 178.9-dB FoM, 128-dB SFDR
VCO模拟前端ExG读取动态范围线性度
▸采用差分脉冲编码调制(DPCM)技术减小VCO非线性
▸提出粗-细相位解码方案提高SQNR
▸无校准DPCM通过截断器实现
Abstract
This article presents a voltage-controlled oscillator
(VCO)-based analog front end (AFE) for ExG readout applica-
tions with both a wide dynamic range (DR) and high linearity.
By using a differential pulse code modulation (DPCM) technique,
VCO non-linearity is mitigated by operating the VCO in the
small-signal linear regime. To minimize power consumption
from the power-hungry gain error calibration, the effect of
VCO gain variation within the DPCM loop is investigated,
leading to a calibration-f