← 返回 JSSC 论文列表JSSC 2021第11期RF & Wireless130nmOp-Amp
Bidirectional Peripheral Nerve Interface With 64 Second-Order Opamp-Less ADCs and Fully Integrated Wireless Power/Data Transmission
一款用于外周神经接口的64通道低功耗SoC,集成无运放二阶ADC和多模态信号记录功能。
130nm CMOS, 140nW/通道, 0.01mm²/通道, 27fJ/conv.step FOM
外周神经接口无运放ADCΔΣ调制器多模态记录无线供电
▸无运放二阶ΔΣ ADC设计,功耗和面积最低
▸多模态信号记录(电压和电流同时测量)
▸集成60MHz无线供电和600MHz RF数据通信
Abstract
An active probe and microstimulator SoC for inter- facing with peripheral nerves is presented. It performs 64-channel artifact-tolerant neural recordin g, cuff imbalance compensation by impedance sensing, and neurostimulation for the closed-loop operation. Each recording channel is a second-order opamp-less /Delta1/Sigma1ADC that consumes 140 nW and occupies 0.01 mm 2 area in 130 nm CMOS. The single-loop /Delta1/Sigma1architecture achieves second-order noise shaping with two passive integrators. To the best of our knowledge, this yields the lowest power and area of any second-order /Delta1/Sigma1ADC and the lowest FOM (fJ/conv. step) of any passive second-order /Delta1/Sigma1ADC (27 fJ/conv. step). The SoC uniquely performs multi-modal input signal recording: voltage (for neural recording) and current (for impedance sensing) are measured concurrently using frequency multiplexing. The SoC also features a 60 MHz energy-efficient inductive powering link and a 600 MHz RF data communication link. The prototype is validated in vivo in the rat sciatic nerve for electroneuro- gram (ENG) sensing and the correction of impedance-imbalance in cuff electrodes.