← 返回 JSSC 论文列表
📄 下载 JSSC 原文 PDF
JSSC 2021第12期RF & Wireless28nm

An IR-UWB IEEE 802.15.4z Compatible Coherent Asynchronous Polar Transmitter in 28-nm CMOS Gaurav Singh , Erwin Allebes ,Y u m i n gH e, Evgenii Tiurin , Paul Mateman, Johan F. Dijkhuis , Member , IEEE, Gert-Jan van Schaik, Elbert Bechthum, Johan van den Heuvel, Mohieddine

一种低功耗、兼容IEEE 802.15.4z HRP的相干异步极性发射机,采用数字极坐标架构和异步离散脉冲整形。
28nm CMOS, 4.9mW@6.81Mb/s, 430μW@27.2Mb/s, 3-10GHz频段
IR-UWB数字极坐标发射机异步脉冲整形注入锁定振荡器IEEE 802.15.4z兼容
数字极坐标架构与固定幅度步进功率放大器
基于电流饥饿反相器的可校准FIR滤波器脉冲整形单元
注入锁定环形振荡器实现宽带操作与快速相位锁定
Abstract
A low-power IEEE 802.15.4z high-rate PHY (HRP) compatible coherent transmitter is described. The proposed transmitter uses a digital polar architecture with fixed amplitude steps in the power amplifier and asynchronous time-discrete pulse shaping. The pulse-shaping unit consists of a finite-impulse response (FIR) filter using current-starved inverter-based delay taps that can be calibrated on-chip. An injection-locked ring oscillator (ILRO)-based frequency synthesis enables wideband operation from 3- to 10-GHz frequency bands. The ILRO also allows for duty-cycled coherent mode operation with 2–4-ns phase locking time and binary phase modulation is applied directly on the oscillator. The on-chip digital front end enables duty cycling (DC) of analog front-end modules with a granularity of 2 ns. Implemented in 28-nm CMOS process, this chip is measured to consume 4.9-mW power in nominal mode with IEEE 802.15.4z high pulse repetition frequency (HPRF) compatible data rate of 6.81 Mb/s compliant with major spectrum mask regulations for channels 5 and 9. With DC of the oscillator enabled in the energy-efficient mode, a power consumption of 430 µW is achieved for packets compatible with legacy pulse- position-modulated IEEE 802.15.4a standard with a data rate of 27.2 Mb/s.