A 0.0285-mm2 0.68-pJ/bit Single-Loop Full-Rate Bang-Bang CDR Without Re ference and Separate FD Pulling Off an 8.2-Gb/s/ μs Acquisition Speed of the PAM-4 Input in 28-nm CMOS

Abstract

This article reports a single-loop full-rate bang-bang clock and data recovery (BBCDR) circuit supporting a four- level pulse amplitude modulation (PAM-4) pattern. We eliminate both the reference and the separate frequency detector (FD) by deliberately adding two fixed strobe points in the bang-bang phase detector (BBPD) curve via a clock-selection scheme. As such, we can achieve a wide frequency-capture range in a single-sided FD polarity. The BBPD also incorporates a hybrid control circuit to automate the frequency acquisition over a wide frequency range. Prototyped in a 28-nm CMOS, the proposed BBCDR occupies a tiny area of 0.0285 mm 2 and exhibits a 23-to-29-Gb/s capture range. The acquisition speed [8.2 Gb/s/ µs] and energy efficiency (0.68 pJ/bit) compare favorably with the state of the art.