← 返回 JSSC 论文列表JSSC 2022第8期Digital Circuits110nmNeural Network Accelerator
A3 . 8 -μW 1.5-NEF 15-G Total Input Impedance Chopper Stabilized Amplifier With Auto-Calibrated Dual Positive Feedback in 110-nm CMOS Y
一种用于生物电位监测的自动校准双正反馈环路电容耦合斩波放大器
3.83 μW每通道,0.36 μVrms输入参考噪声,1.54噪声效率因子
生物电位监测斩波放大器双正反馈环路输入阻抗噪声效率
▸创新点1:自动校准双正反馈环路设计(系统创新)。通过内部正反馈环路(带衰减器)和外部正反馈环路(位于输入斩波器外)的协同工作,动态补偿寄生电容影响,解决了传统CCIA因寄生电容导致的输入阻抗下降问题,同时保持1.54的超低噪声效率因子(NEF)。
▸创新点2:显著提升总输入阻抗(电路创新)。外部正反馈环路专门针对大外部寄生电容(82 pF)进行补偿,在10 Hz和50 Hz下分别实现15 GΩ和2 GΩ的超高输入阻抗,比传统方案提升一个数量级。
▸创新点3:片上前景校准技术(方法创新)。集成校准电路精确量化寄生电容与双正反馈环路参数的匹配关系,确保阻抗增强稳定性,校准后输入噪声仅0.36 μVrms(0.5-300 Hz频带)。
▸创新点4:低功耗高集成度实现(工艺创新)。采用110nm CMOS工艺,单通道功耗仅3.83 μW(1/1.5V供电),在面积受限条件下集成斩波稳定放大器与校准模块,适用于多通道生物电位监测AFE。
Abstract
A capacitively-coupled chopper instrument ampli- fier (CCIA) for bio-potential monitoring analog front-end (AFE) with auto-calibrated dual positive feedback loops (DPFLs) is presented in this article. The proposed AFE with the DPFL does not only prevent total input impedance degradation by unexpected external and internal parasitic capacitances but also achieves excellent noise efficiency simultaneously. The DPFL consists of a conventional internal positive feedback loop with an attenuator for enhancing calibration resolution and an external positive feedback loop outside of the input chopper to compensate for a large external parasitic capacitance ( C P-EXT), boosting total input impedance significantly. To precisely determine the feedback factor of the DPFL with respect to parasitic capacitors, an on-chip foreground calibration is also implemented in this work. Fabricated in a 110-nm CMOS process, the prototype AFE consumes 3.83 μW per channel at 1 and 1.5-V supplies and has the input-referred noise of 0.36 μV rms from 0.5 to 300 Hz with the noise efficiency factor of 1.54. The proposed AFE achieves high-input impedances of 15 G at 10 Hz and 2 G at 50 Hz, even with an additional C P-EXT of 82 pF.