← 返回 JSSC 论文列表JSSC 2022第8期RF & WirelessClock Generation
A Cryo-CMOS Wideband Quadrature Receiver With Frequency Synthesizer for Scalable Multiplexed Readout of Silicon Spin Qubits Ya ta o P e n g, Member , IEEE, Andrea Ruffino , Member , IEEE, Tsung-Y eh Y ang, John Michniewicz
一款用于硅基自旋量子比特读取的低温CMOS宽带正交接收器,集成频率合成器。
平均增益65dB,最小噪声系数0.5dB,中频带宽0.1-1.5GHz,镜像抑制比23dB,功耗108mW(3.5K)
低温CMOS量子比特读取频率合成器宽带接收器自旋量子比特
▸宽带低噪声放大器与正交混频器的噪声优化设计
▸模式切换互补压控振荡器实现宽频调谐与低功耗
▸针对低温操作的电路修改与设计考量
Abstract
In this article, a cryo-CMOS receiver integrated with a frequency synthesizer for scalable multiplexed readout of qubits is presented, focusing on radio frequency (RF) reflectome- try readout of silicon-based semiconductor spin qubits/quantum dots. The proposed spin qubit readout chip consists of a wide- band low noise amplifier (LNA), a quadrature mixer, a com- plex filter, a pair of in-phase/quadrature (I/Q) intermediate frequency (IF) amplifier chains, and a type-II charge-pump phase-locked loop (PLL) with a programmable frequency divider providing local oscillator (LO) signals. Noise optimizations are applied to the LNA design and the quadrature active mixer design to obtain the required performance. A mode-switching complementary voltage-controlled oscillator (VCO) is proposed to achieve low-power and low-phase noise in a wide-frequency tuning range (46.5%). Circuit modifications and design consider- ations for robust cryogenic temperature operation are presented and discussed. Measurements show that the receiver provides an average gain of 65 dB, a minimum noise figure of 0.5 dB, an IF bandwidth of 0.1–1.5 GHz, and an image rejection ratio of 23 dB at 3.5 K with a power consumption of 108 mW. This cryo-CMOS receiver with frequency synthesizer for spin qubit readout is a first step toward fully-integrated qubit readout and control.