← 返回 JSSC 论文列表JSSC 2022第9期Power Management180nmSAR ADC
An 889-dB SNR Fully-Dynamic Noise-Shaping SAR Capacitance-to-Digital Converter C
本文提出了一种用于高分辨率电容传感器应用的高能效噪声整形SAR电容数字转换器。
180nm CMOS, 63.3µW, 320kHz, 88.9dB SNR
电容数字转换器噪声整形SAR架构动态放大器共模抑制
▸采用动态放大器(DAs)的一阶FIR-IIR环路滤波器
▸无需增益校准的稳定环路设计
▸动态比较器共模抑制技术
Abstract
This article presents an energy-efficient noise-
shaping successive-approximation register (SAR) capacitance-to-
digital converter (CDC) for high-resolution capacitive sensor
applications. Based on a 12-bit SAR architecture, quantization
noise is shaped by the first-order FIR-IIR loop filter. The
proposed loop filter comprises dynamic amplifiers (DAs), and
it is designed to be insensitive to DA gains’ variations. Under
process, voltage, and temperature (PVT) variations, the loop
filter is stable and r