← 返回 JSSC 论文列表JSSC 2023第2期Power ManagementLDO
A Feedforward Controlled Digital Low-Dropout Regulator With Weight Redistribution Algorithm and Body V oltage Control for Improving Line Regulation With 99.99% Current Efficiency and 0.5-mV Output V oltage Ripple Bo-Hao Chen , Tzu-Ying Wu, Kuo-Lin Zheng
提出一种采用前馈控制和权重再分配算法的数字LDO，以提高线路调节性能。
稳态输出电压纹波<0.5mV，瞬态<4mV，负载瞬变下冲<30mV
数字LDO前馈控制权重再分配线路调节低静态电流
▸创新点1：前馈控制路径设计（系统创新） - 该论文提出了一种新型前馈控制路径，通过实时监测输入电压VIN的变化，提前调整输出电流IOUT，显著降低了稳态下的输出电压纹波（<0.5mV）和线路瞬态响应（<4mV），相比传统冻结模式具有更低静态电流。
▸创新点2：权重再分配算法WRA（方法创新） - 采用动态权重调整算法优化功率晶体管阵列的驱动信号分布，通过智能分配激活晶体管的数量和位置，有效抑制了因工艺偏差导致的电流失配问题，提升了整体线性调节精度。
▸创新点3：体电压控制器（电路创新） - 创新性地引入体电压控制机制，通过调节功率晶体管的体偏置电压来动态补偿负载瞬变时的阈值电压漂移，结合瞬态泵电路将1-200mA负载跳变下的下冲电压限制在30mV以内。
▸创新点4：混合控制架构（系统创新） - 将前馈控制与反馈环路有机结合，前馈路径负责快速响应输入变化，反馈环路处理负载瞬态，实现了99.99%的重载峰值效率，同时保持超低静态电流特性。
Abstract
In this article, a digital LDO with a feedforward controller and weight redistribution algorithm (WRA) for line regulation improvement is proposed. The proposed digital low dropout (DLDO) uses a feedforward path to obtain the informa- tion of V IN and applies WRA and body voltage controller to adjust IOUT to minimize the output voltage ripple VOUT. Different from conventional freeze mode, the feedforward con- trol (FFC) with low quiescent current can keep V OUT < 0.5 mV in steady state and VOUT < 4 mV during line transient. In order for the feedback loop to rapidly wake up, the transient pump circuit is used to reduce the undershoot to less than 30 mV in the case of load change from 1 to 200 mA. Due to low quiescent current in the FFC, the DLDO achieves peak current efficiency of 99.99% at heavy loads.