← 返回 JSSC 论文列表JSSC 2023第2期RF & Wireless40nmDAC
A Fully-Integrated Wideband Digital Polar Transmitter With 11-bit Digital-to-Phase Converter in 40nm CMOS Chunxiao Hu ,Y u nY i n , Member , IEEE
一款全集成宽带数字极化发射器,采用C-DAC数字相位转换器和宽带开关变压器数字功率放大器。
40nm CMOS, 1.1V, 1.5GHz, 20.1dBm峰值输出功率, 23.7%系统效率
数字极化发射器数字相位转换器CORDIC算法谐波抑制宽带功率放大器
▸归一化CORDIC算法解决PM带宽扩展问题
▸八相单元复用技术降低功耗并提高相位幅度
▸谐波抑制技术保持相位线性度
Abstract
This work presents a wideband digital polar trans- mitter (DPTX) with an integrated capacitor-digital-to-analog converter (C-DAC)-based digital-to-phase converter (DPC). A normalized CORDIC algorithm is introduced to convert the I/ Q baseband signals to a constant envelope to overcome the PM bandwidth expansion issue and avoid the amplitude modulation (AM)–phase modulation (PM) nonlinearity. In the DPC, the switched-capacitor DAC topology is employed for good linear- ity, and the eight-phase cell-reused technique is proposed to reduce the power consumption and increase the phase amplitude. Besides, the harmonic rejection technique is introduced to remove the third-/fifth-order and higher order local oscillator (LO) harmonics to maintain phase linearity. A broadband switched- transformer digital power amplifier (DPA) is adopted in this proposed DPTX for 0–18-dB deep power back-off efficiency enhancement. Implemented in 40nm CMOS, the DPTX is pow- ered by only one 1.1-V supply and occupies a 1 .4 × 1.4m m 2 die area. The DPC achieves the maximum integral nonlinearity (INL)/differential nonlinearity (DNL) of ±1◦/±0.8◦ and 12.7-mW power consumption at 1.5 GHz. The DPTX realizes wideband frequency coverage of 1.2–2.5 GHz with only 0.7-dB power variations. The DPTX achieves 20.1-dBm peak output power with 23.7% system efficiency at 1.5 GHz. With a 10-MHz 64-quadrature amplitude modulation (QAM) LTE signal, the DPTX achieves 15.0 dBm average output power, 15.2% system efficiency, and an