← 返回 JSSC 论文列表
📄 下载 JSSC 原文 PDF
JSSC 2023第3期RF & Wireless40nmLNA

A 23–40-GHz Phased-Array Receiver Using 14-Bit Phase-Gain Manager and Wideband Noise-Canceling LNA

本文提出了一种23-40GHz相控阵接收器,采用14位相位增益管理器和宽带噪声消除低噪声放大器。
40nm CMOS, 52mW每元件, 3.8dB最小噪声系数
相控阵接收器相位增益管理器噪声消除低噪声放大器镜像抑制CMOS
创新点1:14位相位增益管理器(系统创新) - 该设计采用两个7位可变增益放大器(VGA)在射频域和两个可变增益符号映射(VGSM)电路在中频域,实现了高达14位的相位调谐操作和超过35dB的增益变化范围,显著提升了相位和增益的精确控制能力。
创新点2:双模式镜像抑制操作(方法创新) - 通过引入双模式镜像抑制操作,该设计实现了改进的无校准镜像抑制比(IRR),有效降低了镜像干扰,提升了接收机的信号质量。
创新点3:宽带噪声消除低噪声放大器(电路创新) - 该设计采用宽带噪声消除低噪声放大器(NCLNA),在23-40GHz频段内实现了3.8dB的最小噪声系数(NF),支持高速数据传输(3 Gb/s 64-QAM和2.4 Gb/s 256-QAM)。
创新点4:40nm CMOS工艺实现(工艺创新) - 该设计在40nm CMOS工艺上实现了四元素相控阵接收机,整体电路尺寸仅为2.2×1.3mm,每个元素功耗为52mW,展示了高集成度和低功耗的优势。
Abstract
This article presents a 23–40-GHz phased-array receiver (RX) capable of reconfiguring to achieve fine phase step and high gain range. Such phased-array RX consists of a 14-bit phase-gain manager and a wideband noise-canceling low-noise amplifier (NCLNA). The proposed phase-gain manager includes two 7-bit variable gain amplifiers (VGAs) in radio-frequency (RF) domain, two pairs of mixers, and two variable gain sign- map (VGSM) circuits in intermediate-frequency (IF) domain. The proposed phased-array RX can not only provide a maximum 14-bit phase-tuning operation and >35-dB gain variation range but also achieve an improved calibration-free image rejection ratio (IRR) by introducing the dual-mode image rejection oper- ation. Based on the aforementioned structure, a four-element phased-array RX is implemented and fabricated in a 40-nm CMOS technology. The whole circuit size is 2.2 × 1.3 mm, while consuming 52 mW per element. The measured result shows a state-of-the-art minimal noise figure (NF) of 3.8 dB, which supports 3 Gb/s, 64-QAM and 2.4 Gb/s, 256-QAM modulation signal.