← 返回 JSSC 论文列表JSSC 2023第10期RF & Wireless65nm
A 37435-GHz Phase and Amplitude Detection Circuit With 0049 and 0036-dB Accurac
一种用于5G相控阵校准的高精度相位和幅度检测电路，采用39 GHz–150 kHz下变频方案。
65nm CMOS, 1V, 50mW, 1.43mm², 37-43.5GHz, <0.049°和0.036-dB RMS误差
5G相控阵相位检测幅度检测注入锁定分频器CMOS
▸采用39 GHz–150 kHz下变频方案分离检测相位和幅度信息
▸使用基于变压器的注入增强技术实现宽带参考信号生成
▸实现16.3–23.4 GHz宽锁定范围的注入锁定分频器
Abstract
This article introduces a high-accuracy phase
and amplitude detection circuit for 5G phased-array cali-
bration. By utilizing a 39 GHz–150 kHz down-conversion
scheme, the phase and amplitude information are detected
separately with a phase-to-digital converter (PDC) and an analog-
to-digital converter (ADC). In addition, to reduce the number
of reference signals, a divide-by-4 injection-locked frequency
divider (ILFD) using a transformer-based injection-enhancing
technique is implemented for wid