← 返回 JSSC 论文列表JSSC 2023第12期Clocking & PLLs65nm
A Third-Order Quasi-Elliptic N-Path Filter With Enhanced Linearity Through Clock
提出一种新型三阶准椭圆N路径滤波器,通过时钟增强线性度,实现高频操作与高功率处理能力。
1-5 GHz工作范围,+8.8 dBm带内P1dB,+23 dBm带内IIP3,+36 dBm带外IIP3
N路径滤波器准椭圆滤波器时钟增强高频操作功率处理
▸频率转换高阶N路径滤波器概念
▸基于Nakagome电荷泵的时钟增强电路
▸多相位重叠LO路径设计
Abstract
N-path filters show promise to realize tunable, high-
quality on-chip filters. However, N-path filters remain restricted
to sub-2 GHz operation, low frequency selectivity, and ≈0 dBm
power handling. We circumvent these issues through: 1) the
concept of frequency-translational higher order N-path filters
that uses baseband/intermediary-frequency nodes/resonators to
break the trade-off between operating frequency and loss/power
consumption; 2) a new complementary Nakagome-charge-pump-
based clock