← 返回 JSSC 论文列表
📄 下载 JSSC 原文 PDF
JSSC 2024第1期RF & Wireless7nm FinFETHigh-Speed LinkEqualizer

A 112-Gbs Serial Link Transceiver With Three-Tap FFE and 18-Tap DFE Receiver for

一款支持112 Gb/s的多标准串行链路收发器,采用7nm FinFET工艺,功耗和面积效率高。
112 Gb/s, 43.9-dB IL补偿, 690-mW功耗, 0.63-mm²面积
串行链路收发器前馈均衡器决策反馈均衡器多标准支持7nm FinFET
接收端采用三抽头前馈均衡器和18抽头决策反馈均衡器
发射端使用半速率2:1多路复用器和基于7位DAC的驱动器
共享锁相环在整数和分数模式下均具有低抖动特性
Abstract
This article presents a power- and area-efficient multistandard serial link transceiver designed for application rates of up to 112 Gb/s, such as OIF CEI-112G and IEEE 802.3ck 400GBASE. The receiver features a continuous time linear equalizer, a programmable gain amplifier (PGA), a three-tap sampling-based feed-forward equalizer, and an 18-tap decision feedback equalizer. The transmitter uses a half-rate 2:1 multi- plexer (MUX) with a duty cycle distortion corrected clock and a 7-bit digital to