← 返回 JSSC 论文列表
📄 下载 JSSC 原文 PDF
JSSC 2024第2期Power Management0.35-µmLDO

An NMOS LDO With TM-MOS and Dynamic Clamp Technique Handling Up To Sub-10-µs Short-Period

一种采用TM-MOS和动态钳位技术的NMOS LDO,适用于手机应用中的高频负载瞬态。
0.35-µm CMOS, 1-µF输出电容, 0-300mA负载, 50/36mV低频瞬态下冲/过冲, 68/36mV高频瞬态下冲/过冲, 8.2-µA静态电流, 99.68%电流效率
NMOS LDOTM-MOS动态钳位高频负载瞬态电流效率
使用TM-MOS降低输出阻抗并保持高电流效率
基于TM-MOS的负载电流感应实现动态钳位策略
改进的Type-II频率补偿确保宽负载电流范围内的环路稳定性
Abstract
A current-efficient and fast-transient n-type low- dropout regulator (LDO) for high-frequency load transient in mobile phone applications is presented in this article. By using transconductance magnified MOS (TM-MOS), it reduces LDO’s output impedance with fast response speed and keeps high current efficiency. Moreover, based on load-current sensing of TM-MOS, active clamp strategy is implemented to optimize the driving dead zone (DDZ) of this NMOS LDO and achieve good high-frequency load transient performance. Robust loop stability for a wide load-current range is ensured as well with the help of revised Type-II frequency compensation. This circuit has been implemented in a 0.35-µm standard CMOS process and occupies an active chip area of 470 × 280 µm2. With a 1-µF output cap and load steps between 0 A and 300 mA, experimental results show that it features 50/36 mV of under- shoot/overshoot at low-frequency load transient and 68/36 mV of undershoot/overshoot at the high-frequency load transient (i.e., 10-µs light-load duration). This regulator consumes 8.2-µA quiescent current, achieving 99.68% equivalent current efficiency at 300-mA load current.