← 返回 JSSC 论文列表JSSC 2024第2期Clocking & PLLs28nm
TICA Timing Slack Inference and Clock Frequency Adaption Technique for a Deeply
TICA技术通过动态感知PVT变化并调整时钟频率,减少超低电压电路中冗余时序裕度。
28nm CMOS, 0.59%原位检测器插入率, 1.4%面积开销
时序松弛推理时钟频率自适应超低电压电路原位检测能效优化
▸动态感知PVT变化并调整时钟频率
▸推理运行时时序松弛并最小化冗余时序裕度
▸基于推理精度的原位周期借用检测器插入方法
Abstract
This article presents a timing slack inference and
clock frequency adaption technique, named TICA, to mitigate
the large and pessimistic timing guardband reserved for process,
voltage, and temperature (PVT) variations in deeply pipelined
ultra-low-voltage (ULV) circuits. TICA can perceive the dynamic
PVT variations of a circuit with in situ cycle borrowing detectors,
then infer its runtime timing slack, and adjust the clock frequency
accordingly to minimize the redundant timing margin timely.
Th