← 返回 JSSC 论文列表
📄 下载 JSSC 原文 PDF
JSSC 2024第3期Other65nm

A 72-Channel Resistive-and-Capacitive Sensor-Interface Chip With Noise-Orthogona

提出一种72通道电阻电容传感器接口芯片,采用噪声正交化和焊盘共享技术,实现高效低功耗传感。
65nm CMOS, 0.74 µW/Channel, 0.038 mm²/Channel, 286 Ω, 162 fF
传感器接口噪声正交化焊盘共享低功耗高能效
噪声正交化技术消除信号频率量化噪声
焊盘共享技术减少I/O焊盘数量
高能效设计(19.1 pJ/step/channel)
Abstract
The growing trend of the Internet of Things (IoT) involves trillions of sensors in various applications. An extensive array of parameters need to be gathered concurrently with high-precision, low-cost, and low-power sensor nodes, such as resistive (R) and capacitive (C) sensors. Single-chip channel fusion can be an effective solution, while it is challenging to suppress the noise and integrate massive I/O pads. However, conventional oversampling noise-shaping methods increase power consumption,