← 返回 JSSC 论文列表JSSC 2024第4期RF & Wireless65nmPower AmplifierNeural Network Accelerator
A Time-Mode-Modulation Digital Quadrature Power Amplifier Based on 1-bit DeltaSi
提出一种基于1位ΔΣ调制和时间模式调制的数字正交功率放大器,实现高功率回退效率。
65nm CMOS, 2.6GHz, 26.4% PAE@64-QAM 40MSymbol/s, 20.9% PAE@256-QAM 20MSymbol/s
时间模式调制数字功率放大器ΔΣ调制混合FIR滤波器正交幅度调制
▸采用1位ΔΣ调制器和数字混频器将多比特基带I/Q信号编码为1位信号控制PA开关
▸无需电容阵列,避免传统开关电容PA的充电功耗
▸混合FIR滤波器抑制ΔΣ调制量化噪声,保持高线性度
Abstract
This article proposes a time-mode-modulation
(TMM) digital quadrature power amplifier (PA), which can
realize high power efficiency at power back-off (PBO) by applying
the 1-bit delta–sigma modulator (DSM) and hybrid finite impulse
response (FIR) filter. The 1-bit DSM and digital mixer encode the
multi-bit baseband I/ Q input signal into a 1-bit signal for on/off
controlling the 1-bit PA to realize the TMM operation. Capacitor
arrays are not required in the proposed PA, and redundant
power dissi