← 返回 JSSC 论文列表
📄 下载 JSSC 原文 PDF
JSSC 2024第6期Power Management28nmLDO

A Fully Synthesizable All-Digital Dual-Loop Distributed Low-Dropout Regulator Xi

全数字双环路分布式低压差稳压器,采用全局控制器和可扩展本地稳压器,实现高精度和快速瞬态响应。
28nm CMOS, 54mV droop under 1.35A/10ns load step, 3mV/A load regulation
分布式低压差稳压器全数字控制时间数字转换器瞬态响应电流平衡
全数字控制电路,使用标准数字单元实现
5位时间数字转换器(TDC)用于快速本地电压检测
数字主从一次性校准方案解决本地TDC失配问题
Abstract
Distributed low-dropout voltage regulators (LDOs) can mitigate the global IR drop and improve the local tran- sient performances for a high-current large-area power delivery network. However, they also face integration and current-sharing challenges. To tackle these challenges, this article presents an all- digital dual-loop distributed LDO with one global controller (GC) and multiple scalable local voltage regulators (LVRs). For fully synthesizable and easy integration, all the control circuits