← 返回 JSSC 论文列表JSSC 2024第7期RF & Wireless12nmPAM-4
A Low-Power High-BW PAM4 VCSEL Driver With Three-Tap FFE in 12-nm CMOS FinFET
12nm CMOS FinFET工艺下的低功耗高带宽PAM4 VCSEL驱动器,支持64Gb/s数据传输。
12nm CMOS, 1/2/-1.5V, 50Gb/s NRZ, 64Gb/s PAM4, 0.82pJ/b
VCSEL驱动器PAM4FinFET低功耗高带宽
▸新型级联电压模式驱动器提高功率效率
▸非对称三抽头FFE补偿VCSEL带宽和非线性
▸多段式设计优化输出阻抗和线性度
Abstract
This work presents a low-power high-bandwidth (BW) PAM4 VCSEL transmitter. We introduce a new cascode voltage-mode (VM) driver to provide a larger output modulation current while using smaller devices and lower power consumption compared to the conventional VM driver. This improves the power efficiency and relaxes the self-loading concern in the conventional designs. The driver also includes an asymmetric three-tap feedforward equalizer (FFE) for MSB and LSB to effectively compensate for the BW and nonlinearity response of the VCSEL. Further, the driver is implemented using multiple segments to optimize the output impedance and linearity. The proposed transmitter is implemented in a 12-nm CMOS FinFET process and is packaged to facilitate both electrical and optical measurements. Based on the electrical measurement, the trans- mitter supports up to 50-Gb/s nonreturn to zero (NRZ) and up to 64-Gb/s PAM4 data transmission. The optical measurement is done using a commercial 850-nm anode-driven VCSEL. Based on the optical measurement, the proposed design supports up to 40-Gb/s NRZ and 50-Gb/s PAM4 data transmission with an optical modulation amplitude (OMA) of better than 1.4 dBm and power efficiency of 0.82 (excluding VCSEL power) and 0.97 pJ/b using three supplies of 1, 2, and −1.5 V providing currents of 11, 15, and 5 mA, respectively.