← 返回 JSSC 论文列表
📄 下载 JSSC 原文 PDF
JSSC 2024第7期Other

An Ultralow-Power Triaxial MEMS Accelerometer With High-V oltage Biasing and Electrostatic

一种采用高压偏置技术的超低功耗三轴MEMS加速度计,显著提升信噪比并降低功耗。
121µg/√Hz噪声密度, ±1.5g动态范围, <1%线性误差, 184nW/轴功耗(含高压生成)
MEMS加速度计高压偏置超低功耗信噪比优化静电失配补偿
采用高压偏置技术提升MEMS信号幅度,避免使用高功耗低噪声放大器
通过调节偏置电压消除工艺变异导致的静电失配
双芯片设计(MEMS-CMOS集成芯片+纯CMOS芯片)优化系统性能
Abstract
This article presents a triaxial microelectromechani- cal system (MEMS) capacitive accelerometer using a high-voltage biasing technique to achieve high resolution with ultralow power. The accelerometer system generates a differential pair of high voltages to bias the MEMS structure, raising the MEMS signal substantially above the noise floor of the analog front-end (AFE) circuits. With the consequent increased signal-to-noise ratio (SNR), the proposed accelerometer system eliminates the need for a power-hungry low-noise amplifier (LNA) and signal chopping which significantly improves the power-noise tradeoff found in conventionally biased MEMS accelerometers. Moreover, by fine-tuning the bias voltages, the proposed method cancels the electrostatic mismatch in the MEMS due to process variation and ensures robust operation. The proposed accelerometer is composed of one integrated MEMS-CMOS chip and one CMOS- only chip. In postfabrication testing, it achieves a 121-µg/ √Hz input-referred noise floor with ±1.5-g dynamic range, <1% linearity error, and 184-nW per-axis power (including high- voltage bias generation). Compared to prior art, the design achieves a 10.3× FoM improvement in both power and noise specifications.