← 返回 JSSC 论文列表
📄 下载 JSSC 原文 PDF
JSSC 2024第7期Other28nm

DSC-TRCP Dynamically Self-Calibrating Tunable Replica Critical Paths Based Timin

提出动态自校准可调复制关键路径(DSC-TRCP)方法,结合原位和间接监测优势,降低功耗并提升频率。
28nm CMOS, 0.55V, 31MHz, 58%功耗降低, 232%频率提升
时序监测动态校准关键路径自适应电压调节低功耗
动态自校准可调复制关键路径(DSC-TRCP)
低开销低延迟时序监测器(Mini-Razor)
自适应电压调节(AVS)技术
Abstract
In situ timing monitoring of critical paths (CPs) can help eliminate the excess timing margin but suffer from miss detection risk because the CPs might not be activated. However, indirect monitoring methods encounter discrepancies between the replica circuit and the actual circuit due to calibration challenges in the replica circuit. We propose a dynamically self-calibrating tunable replica CP (DSC-TRCP)-based adaptive voltage scaling (A VS), which integrates the advantages of both in situ and i