← 返回 JSSC 论文列表JSSC 2024第9期Clocking & PLLs65nmClock Generation
A 6 to 12-GHz Fractional- N Frequency Synthesizer With a Digital Technique to Co
一款6至12GHz分数N频率合成器，采用数字技术解决反馈分频器延迟问题。
65nm CMOS, 1V, 66mW, 280kHz带宽, 400-500fs抖动
频率合成器分数NVCO相位噪声CMOS
▸采用电感模式切换和电容切换的VCO设计
▸新型数字技术减少模数依赖延迟
▸周期性误差转换为参考频率一半的滤波处理
Abstract
This article presents a frequency synthesizer for
generating quadrature local-oscillator (LO) waveforms covering
an octave range of 6 to 12-GHz. It uses two voltage-controlled
oscillators (VCO) to cover an octave range from 12 to 24 GHz.
The VCOs employ inductor mode switching in addition to con-
ventional capacitor switching to obtain a wide tuning range while
maintaining a good phase noise figure of merit (FoM). Modulus-
dependent delay (MDD) of the feedback divider increases jitter
in fractio