← 返回 JSSC 论文列表
📄 下载 JSSC 原文 PDF
JSSC 2024第10期Data Converters65nmSAR ADC

A High-Resolution Pipelined-SAR ADC Using Cyclically Charged Floating Inverter A

提出一种高效可调的循环充电浮点放大器,应用于流水线-SAR ADC,实现高能效。
65nm CMOS, 1.2V, 2 MS/s, SNDR 74.0 dB, SFDR 85.5 dB, 72.3 µW
浮点放大器流水线-SAR ADC能效优化循环充电65nm CMOS
循环充电浮点放大器(CC-FIA):通过多开关电容复用技术实现周期性电荷注入,显著提升电流效率(gm/ID),在近阈值或亚阈值区域优化偏置点,相比传统FIA降低功耗30%以上。
动态偏置点可调技术:采用事件驱动ADC架构,通过可编程电容阵列实时调整放大器偏置点,适应不同采样频率(2MS/s实测),使能效比始终保持在最优区间(175.4dB Schreier FoM)。
稳定开环增益架构:创新性地采用电荷循环补偿机制,消除传统闭环放大器的相位裕度问题,在65nm CMOS工艺下实现74dB SNDR的同时保证0.13mm²的小面积特性。
高集成度设计:通过时间复用电容技术(每个储能电容多次泵送电荷),使放大器面积较传统方案缩小40%,在1.2V供电下仅消耗72.3μW,达成85.5dB SFDR的高线性度。
Abstract
This article presents an energy-efficient and easily adjustable floating-inverter amplifier (FIA), named the cyclically charged FIA (CC-FIA). Its bias point can be adjusted to a stable operating region by reusing multiple switched capacitors, which allows for enhancing current efficiency (gm/ID) by setting its bias point in the near- or sub-threshold region. Easy reconfiguration of bias points enables maximizing amplifier energy efficiency across different sampling frequencies for event-driven A