← 返回 JSSC 论文列表
📄 下载 JSSC 原文 PDF
JSSC 2025第12期RF & Wireless65nm

CORDIC-Less Digital Polar Transmitter Architecture Based on Delta-Sigma Modulator

提出一种基于Delta-Sigma调制器的无CORDIC数字极坐标发射机架构,提升功率效率和线性度。
65nm CMOS, 33.5%峰值功率附加效率, 24.2-dBm输出功率, 50-MSymbol/s 256-QAM
数字极坐标发射机Delta-Sigma调制器功率放大器线性度功率效率
采用Delta-Sigma调制器减少信号位数
使用九状态查找表直接生成AM和PM信号
采用1比特功率放大器提高线性度
Abstract
Conventional digital polar transmitters (TXs) su ffer from limited power e fficiency and linearity due to the multi- bit nature of intermediate signals. This work proposes a digital polar TX architecture that avoids such drawbacks by reducing the bit count of TX signals. The proposed TX oversamples and quantizes multi-bit I/Q inputs into three-level signals using simple delta-sigma modulators (DSMs), followed by a nine-state lookup table (LUT) to directly generate amplitude modulation (AM) and phas