← 返回论文列表 📄 下载原文 PDF  ISSCC 2008 · 24.5
ISSCC 2008Session 24 · ANALOG POWER TECHNIQUESAnalog Circuits0.35µm CMOS

A 0.9V 0.35µm Adaptively Biased CMOS LDO Regulator with Fast Transient Response

⚡ 本页包含 AI 生成的分析内容,仅供参考

📋 论文概要

该论文提出了一种0.9V、0.35微米工艺的自适应偏置CMOS低压差线性稳压器(LDO),通过自适应偏置技术优化静态电流和瞬态响应,解决了便携设备中快速负载变化导致的输出电压跌落问题。

💡 主要创新点

工艺节点
0.35µm CMOS
重要性
发表年份
ISSCC 2008

🏷 关键词

低压差稳压器自适应偏置快速瞬态响应CMOS低功耗

📄 原文摘要

Portable applications often need multiple voltages controlled by a power management IC to power up many functional blocks [1]. A switching pre-regulator is usually followed by a low dropout (LDO) regulator to provide a regulated power source for noise-sensitive blocks. The LDO regulator has to be stable for all load conditions and frequency compensation is usually needed to stabilize the regulation loop [2, 3]. The output voltage droop due to rapid and large load changes could be minimized with a fast regulation loop, such that functional blocks powered by the same LDO regulator would have low crosstalk noise. LDO regulators with fast load transient response were demonstrated in [4] and [5]. In [4], the regulator was implemented in an advanced 90nm CMOS process and the fast feedback loop used a small 600pF filter capacitor for stability. The fast response required a large quiescent current of 6mA to deliver an output current of 100mA and the 10%P-P output voltage variations were relati

👥 作者与机构

Yat-Hei Lam, Wing-Hung Ki

Hong Kong University of Science and Technology, Kowloon, China

分类:Analog Circuits · 年份:ISSCC 2008