← 返回论文列表 📄 下载原文 PDF  ISSCC 2012 · 28.6
ISSCC 2012Session 28 · ADAPTIVE & LOW-POWER CIRCUITSPower Management

Bubble Razor: An Architecture-Independent Approach to Timing-Error Detection and Correction

⚡ 本页包含 AI 生成的分析内容,仅供参考

📋 论文概要

提出Bubble Razor技术,一种架构无关的时序错误检测与纠正方法,解决了传统Razor系统的架构侵入性和严格的保持时间约束问题,适用于完整商用处理器。

💡 主要创新点

重要性
发表年份
ISSCC 2012

🏷 关键词

时序错误检测时序错误纠正Bubble Razor低功耗架构无关

📄 原文摘要

and correcting transient delay errors have been proposed [1-5]. These Razor-style systems replace critical flip-flops with ones that detect late arriving signals, and use architectural replay to correct errors. However, none of these methods have been applied to a complete commercial processor due to their architectural invasiveness. In addition, these Razor techniques introduce significant hold time constraints that are difficult to meet given worsening timing variability. To address these two issues we propose Bubble Razor (B-Razor) (Fig. 28.6.1), which uses a novel error-detection technique based on two-phase latch timing and a local replay mechanism that can be inserted automatically in any design. The error detection technique breaks the dependency between minimum delay and speculation

👥 作者与机构

Matthew Fojtik1, David Fick1, Yejoong Kim1, Nathaniel Pinckney1,

David Harris2, David Blaauw1, Dennis Sylvester1 University of Michigan, Ann Arbor, MI Harvey Mudd College, Claremont, CA 1 2 Several methods that eliminate timing margins by detecting

分类:Power Management · 年份:ISSCC 2012