← 返回论文列表 📄 下载原文 PDF  ISSCC 2013 · 19.4
ISSCC 2013Session 19 · WIRELESS TRANSCEIVERS FOR SMART DEVICESWireless40nm CMOS

A Universal GNSS (GPS/Galileo/Glonass/Beidou) SoC with a 0.25mm2 Radio in 40nm CMOS

⚡ 本页包含 AI 生成的分析内容,仅供参考

📋 论文概要

该论文提出了一种通用GNSS SoC,集成了单个可重构低中频接收器、单个分数-N频率合成器和数字基带处理器,支持GPS/Galileo/Glonass/Beidou多系统同时接收,解决了传统双接收器架构复杂度高、面积大和功耗高的问题。

💡 主要创新点

工艺节点
40nm CMOS
重要性
发表年份
ISSCC 2013

🏷 关键词

GNSSSoC可重构接收器低中频分数-N频率合成器

📄 原文摘要

(GNSS) have a spectrum allocation shown in Fig. 19.4.1. The time-to-first-lock and location accuracy can be improved through simultaneous reception of two different satellite signals. This usually necessitates the use of two dedicated receivers [1] driven by a single and sometimes two separate synthesizers, which increases complexity, die area, and most importantly current consumption. To solve this problem, the architecture shown in Fig. 19.4.1 is proposed. The SoC consists of one single reconfigurable low-IF receiver, a single fractional-N frequency synthesizer, and a digital baseband processor. Since different satellite signals are uncorrelated and are buried well below the noise floor, they can be amplified and downconverted by the same

👥 作者与机构

Chun Geik Tan1, Fei Song1, Tieng Yi Choke1, Ming Kong1,

De-Cheng Song1, Chee-Hong Yong1, Weimin Shu1, Zong Hua You2, Yi-Hsien Lin2, Osama Shanaa1 MediaTek, Singapore, Singapore, 2MediaTek, Hsinchu, Taiwan 1 Global Navigation Satellite Systems

分类:Wireless · 年份:ISSCC 2013