← 返回论文列表 📄 下载原文 PDF  ISSCC 2014 · 17.11
ISSCC 2014Session 17 · ANALOG TECHNIQUESAnalog Circuits

A 0.65ns-Response-Time 3.01ps FOM Fully-Integrated Low-Dropout Regulator with Full-Spectrum Power-SupplyRejection for Wideband Communication Systems

⚡ 本页包含 AI 生成的分析内容,仅供参考

📋 论文概要

提出一种全集成低 dropout 稳压器 (LDO),实现了 0.65ns 的响应时间和 3.01ps 的 FoM 值,并在全频谱范围内保持高电源抑制比 (PSR),解决了 SoC 中对高速、高 PSR LDO 的需求。

💡 主要创新点

核心指标
响应时间 0.65ns,FoM 3.01ps
重要性
发表年份
ISSCC 2014

🏷 关键词

低压差稳压器电源抑制比瞬态响应

📄 原文摘要

High performance low-dropout regulators (LDOs) are indispensable in a systemon-a-chip (SoC) due to their low output noise, fast transient response and good power supply rejection (PSR) characteristics. In general, differential analog circuit loads need an LDO with high PSR, digital circuit loads need an LDO with fast load transient response, while single-ended analog/RF circuit loads need an LDO with both high PSR and fast transient response. Figure 17.11.1 shows an LDO embedded in an optical receiver that helps improve the sensitivity of the front-end system. On-chip LDOs with PSR in the GHz range are in high demand for wideband optical communication systems because there is only one photo detector in the optical receiver and supply voltage variations would degrade its sensitivity severely [1]. Off-chip capacitors are conventionally connected to supplies for filtering purposes. With a large output capacitor CL, say 1μF, small ripples due to load

👥 作者与机构

Yan Lu, Wing-Hung Ki, C. Patrick Yue

Hong Kong University of Science and Technology, Hong Kong, China

分类:Analog Circuits · 年份:ISSCC 2014