← 返回论文列表 📄 下载原文 PDF  ISSCC 2014 · 17.2
ISSCC 2014Session 17 · ANALOG TECHNIQUESAnalog Circuits

A 0.0013mm2 3.6μW Nested-Current-Mirror SingleStage Amplifier Driving 0.15-to-15nF Capacitive Loads with >62° Phase Margin

⚡ 本页包含 AI 生成的分析内容,仅供参考

📋 论文概要

该论文提出一种嵌套电流镜单级放大器,以超低功耗(3.6μW)和极小面积(0.0013mm²)驱动0.15-15nF的宽范围容性负载,解决了多级放大器因频率补偿导致的功率和面积效率瓶颈问题。

💡 主要创新点

核心指标
3.6μW, 0.0013mm², 0.15-15nF负载, >62°相位裕度
重要性
发表年份
ISSCC 2014

🏷 关键词

嵌套电流镜单级放大器容性负载驱动超低功耗LCD缓冲器

📄 原文摘要

Italy 1 2 For active-matrix LCDs [1] that have thousands of buffer amplifiers integrated in its column-driver ICs, ultra-low power and area circuit solutions are continuously urged to meet the market pressure on cost, image quality and display size. Multi-stage amplifiers have dominated those buffers due to their reliable DC gain, output swing, gain-bandwidth product (GBW) and slew rate (SR). Yet, different kinds of frequency compensation are also useful for stability, bottlenecking the capacitive-load (CL) drivability, power and area efficiencies. Classical single-stage amplifiers were underused in those buffers due to their limited capability in most metrics despite being almost unconditionally stable at any CL and tiny in size. In view of this, it is beneficial to revisit the fundamental

👥 作者与机构

Zushu Yan1, Pui-In Mak1,2, Man-Kay Law1,2,

Rui Martins1,2,3, Franco Maloberti4 University of Macau, Macao, China, UMTEC, Macao, China, 3 Instituto Superior Tecnico, Lisbon, Portugal, 4 University of Pavia, Pavia,

分类:Analog Circuits · 年份:ISSCC 2014