← 返回论文列表 📄 下载原文 PDF  ISSCC 2018 · 3.1
ISSCC 2018Session 3 · ANALOG TECHNIQUESAnalog Circuits

A Quiet Digitally Assisted Auto-Zero-Stabilized Voltage Buffer with 0.6pA Input Current and 0.6µV Offset

⚡ 本页包含 AI 生成的分析内容,仅供参考

📋 论文概要

本文提出了一种静默数字辅助自动调零稳定电压缓冲器,用于高阻抗传感器和采样电压参考的读出。该缓冲器通过自动调零稳定拓扑实现极低的输入电流(0.6pA)和偏移(0.6µV),同时避免了传统斩波放大器的高输入电流问题。

💡 主要创新点

核心指标
0.6pA input current, 0.6µV offset
重要性
发表年份
ISSCC 2018

🏷 关键词

自动调零电压缓冲器低输入电流

📄 原文摘要

The readout of high impedance sensors and sampled voltage references [1] requires amplifiers with both low offset and low input current. Chopper amplifiers can achieve low offset, but the switching of their input chopper gives rise to significant input current (40 to 110pA) [2-4]. Auto-zero (AZ) amplifiers require less input switching, but exhibit more voltage noise. However, ping-pong amplifiers continuously swap two auto-zeroed input stages, leading to more switching [5,7]. In this work, an AZ stabilized topology is proposed, in which a single amplifier is always present in the signal path. Only one input switch is required, resulting in an input current of 0.6pA (max), a 66× improvement on the state-of-the art [4]. Furthermore, a digitally assisted offset-reduction scheme reduces its low-frequency (LF) noise to the theoretical √5× limit. It also achieves a state-of-the-art maximum offset of 0.6μV.

👥 作者与机构

Thije Rooijers, Johan H. Huijsing, Kofi A. A. Makinwa

Delft University of Technology, Delft, The Netherlands

分类:Analog Circuits · 年份:ISSCC 2018