← 返回论文列表 📄 下载原文 PDF  ISSCC 2019 · 28.8
ISSCC 2019Session 28 · TECHNIQUES FOR LOW-POWER & HIGH-PERFORMANCE WIRELESSWireless

A 21dBm-OP1dB 20.3%-Efficiency -131.8dBm/Hz-Noise X-Band Cartesian-Error-Feedback Transmitter with Fully Integrated Power Amplifier in 65nm CMOS

⚡ 本页包含 AI 生成的分析内容,仅供参考

📋 论文概要

该论文设计了一款X波段(8-12 GHz)的Cartesian误差反馈发射机,集成了功率放大器,实现了21dBm的OP1dB、20.3%的效率以及-131.8dBm/Hz的低带外噪声。解决了高频下线性与高效PA的矛盾,以及FDD应用中低噪声集成的挑战,同时通过CMOS全集成降低了尺寸和成本。

💡 主要创新点

核心指标
OP1dB=21dBm,效率20.3%,噪声-131.8dBm/Hz
重要性
发表年份
ISSCC 2019

🏷 关键词

X波段Cartesian误差反馈发射机高效率低噪声全集成功率放大器

📄 原文摘要

Zhejiang University, Hangzhou, China 1 2 The increase of carrier frequency enables the utilization of the abundant highfrequency resource to meet the ceaseless demand for high data-rates. With respect to the transmitter, the design challenges include linear and high-efficiency PAs at high frequencies, low out-of-band (OOB) noise for frequency division duplex (FDD) applications, etc. Moreover, the integration of PAs on the CMOS die with other transmitter blocks greatly reduces the form factor and cuts down the cost. Among various linearization techniques, the Cartesian feedback architecture excels in its robustness against the process, voltage and temperature (PVT) variations as well as aging effects, but suffers from the noise-linearity trade-off caused by the feedback path [1-3]. To mitigate this issue, a Cartesian errorfeedback architecture is proposed by adopting a reference path to cancel the signal

👥 作者与机构

Jinbo Li1, Zhiwei Xu2, Qun J. Gu1

University of California, Davis, CA

分类:Wireless · 年份:ISSCC 2019