← 返回论文列表 📄 下载原文 PDF  ISSCC 2019 · 4.1
ISSCC 2019Session 4 · POWER AMPLIFIERSPower Management

A Watt-Level Phase-Interleaved Multi-Subharmonic Switching Digital Power Amplifier Achieving 31.4% Average Drain Efficiency

⚡ 本页包含 AI 生成的分析内容,仅供参考

📋 论文概要

该论文提出了一种基于相间交错和多亚谐波开关技术的数字功率放大器,针对OFDM等高PAPR信号下功率回退效率低的问题,实现了31.4%的平均漏极效率,并支持瓦特级输出功率。

💡 主要创新点

核心指标
31.4% average drain efficiency
重要性
发表年份
ISSCC 2019

🏷 关键词

数字功率放大器相间交错多亚谐波开关高峰均比回退效率

📄 原文摘要

Modern wireless communication systems often utilize spectrum-efficient modulation schemes for higher data throughput, given the finite bandwidth. This type of modulation schemes, such as Orthogonal Frequency Division Multiplexing (OFDM), results in a high peak-to-average power ratio (PAPR) for the transmitted signal. Therefore, power amplifier efficiency in the power back-off (PBO) region has become an important design target. Meanwhile, obtaining high output power and high average efficiency still remains a key design challenge when developing an integrated CMOS PA. Recently, a subharmonic switching (SHS) digital PA architecture was reported in [1]. It toggles the PA cell at the subharmonic component of the carrier frequency (Fc) to achieve power back-off. The slower toggling rate reduces dynamic and conduction loss in the switching PA, resulting in better PBO efficiency. However, the SHS PA requires additional notch filtering

👥 作者与机构

Aoyang Zhang, Mike Shuo-Wei Chen

University of Southern California, Los Angeles, CA

分类:Power Management · 年份:ISSCC 2019