← 返回论文列表 📄 下载原文 PDF  ISSCC 2020 · 23.5
ISSCC 2020Session 23 · ANALOG TECHNIQUES IIAnalog Circuits

A 0.41mA Quiescent Current, 0.00091% THD+N ClassD Audio Amplifier with Frequency Equalization for PWMResidual-Aliasing Reduction

⚡ 本页包含 AI 生成的分析内容,仅供参考

📋 论文概要

本文提出一种具有频率均衡技术的D类音频放大器,通过在反馈回路中引入频率均衡来抑制PWM残留混叠失真,从而在保持极低静态电流(0.41mA)的同时实现0.00091%的超低THD+N。解决了传统PWM反馈电路中因残留混叠失真导致的THD+N与静态电流之间的权衡问题。

💡 主要创新点

核心指标
0.41mA静态电流,0.00091% THD+N
重要性
发表年份
ISSCC 2020

🏷 关键词

D类音频放大器PWM调制残留混叠失真频率均衡低THD+N

📄 原文摘要

a pulse-width-modulation (PWM) modulator and a switching power stage is commonly adopted since it effectively suppresses the power-stage nonlinearity to improve total harmonic distortion plus noise (THD+N). However, unless a higher switching frequency (fSW) or a higher-order loop filter is adopted [2-4], the PWM-residual-aliasing distortion [1] introduced by the feedback loop limits the minimum THD+N. This leads to a tradeoff between THD+N and quiescent current (IQ). Moreover, since typical audio signals have a high crest factor of 10 to 20dB

👥 作者与机构

Shih-Hsiung Chien, Tai-Haur Kuo, Hung-Yi Huang, Hong-Bin Wang, Yi-Zhi Qiu

National Cheng Kung University, Tainan, Taiwan For Class-D audio amplifiers, the closed-loop topology formed by a loop filter,

分类:Analog Circuits · 年份:ISSCC 2020