← 返回论文列表 📄 下载原文 PDF  ISSCC 2008 · 17.1
ISSCC 2008Session 17 · WIDEBAND RECEIVERSOther

A Discrete-Time Mixing Receiver Architecture with Wideband Harmonic Rejection

⚡ 本页包含 AI 生成的分析内容,仅供参考

📋 论文概要

该论文提出了一种离散时间混频接收机架构,通过宽带谐波抑制技术解决了传统采样器在宽带软件定义无线电中转换增益随频率变化的问题。该架构结合了离散时间信号处理,适用于先进CMOS工艺。

💡 主要创新点

重要性
发表年份
ISSCC 2008

🏷 关键词

离散时间混频谐波抑制软件定义无线电

📄 原文摘要

Recently several CMOS software-defined radio (SDR) demonstrators have been presented using mixers as the wideband downconverter [1,2]. Meanwhile, the feasibility of RF samplers as downconverter has also been demonstrated [3,4]. These samplers allow for more discrete-time (DT) and digital signal processing, and are therefore better suited for advanced CMOS technologies. However, samplers suffer from several problems if used in a wideband SDR. Charge sampling [3] gives a conversion gain which is inversely proportional to frequency [5]. Voltage sampling [4] doesn’t have this problem, but suffers from wideband noise folding. In both cases, RF pre-filters are needed to prevent interferers around harmonics of the sampling clock from folding back to the baseband. In this paper, we propose a DT harmonic-rejection (HR) mixing architecture that relaxes RF filter requirements and reduces the noise folding.

👥 作者与机构

Z. Ru, E.A.M. Klumperink, B. Nauta

University of Twente, Enschede, Netherlands

分类:Other · 年份:ISSCC 2008