← 返回论文列表 📄 下载原文 PDF  ISSCC 2008 · 5.6
ISSCC 2008Session 5 · HIGH-SPEED TRANSCEIVERSWireline I/O0.13µm CMOS

A Serial Data Transmitter for Multiple 10Gb/s Communication Standards in 0.13µm CMOS

⚡ 本页包含 AI 生成的分析内容,仅供参考

📋 论文概要

本文设计了一款用于多种10Gb/s通信标准的串行数据发送器,采用0.13µm CMOS工艺,通过集成发射均衡技术解决不同信道损耗下的信号完整性问题。该发送器兼容XFP、SFP+、10GBASE-KR等多种标准,满足高速光网络和铜背板应用需求。

💡 主要创新点

工艺节点
0.13µm CMOS
重要性
发表年份
ISSCC 2008

🏷 关键词

10Gb/s串行发送器发射均衡CMOS

📄 原文摘要

Aeluros, Mountain View, CA The demand for higher speed and port densities in data networks has resulted in multiple 10Gb/s serial communication standards. For optical networks, this demand has spurred the development of optical-module multi-source agreements (MSA) with steadily shrinking costs and form factors as shown by the migration from XENPAK/X2 [1, 2], to XFP [3], and now to SFP+ [4]. The transmission of serial 10Gb/s data over copper backplanes is also being standardized as IEEE 10GBASE-KR [5]. In this paper, a 10Gb/s transmitter implements transmit equalization to address both the emerging SFP+ MSA and the 10GBASE-KR standards. Integrated with a 10Gb/s Ethernet transceiver along with powercontrol and temperature-compensation circuitry, the transmitter can also be used as a VCSEL driver in XENPAK/X2 applications, eliminating the need for a separate laser-driver IC [6]. The transmitter is designed in a standard 1.2V/3.3V 0.13μm CMOS

👥 作者与机构

Andrew C. Y. Lin, Marc J. Loinaz

分类:Wireline I/O · 年份:ISSCC 2008