← 返回论文列表 📄 下载原文 PDF  ISSCC 2009 · 23.8
ISSCC 2009Session 23 · PLLs AND CLOCKSClocking & PLLs

An On-Chip CMOS Relaxation Oscillator with Power Averaging Feedback Using a Reference Proportional to Supply Voltage

⚡ 本页包含 AI 生成的分析内容,仅供参考

📋 论文概要

本文提出了一种采用功率平均反馈(PAF)的片上CMOS松弛振荡器,通过使用与电源电压成比例的参考来提高振荡精度,同时实现低功耗和小面积。解决了传统片上RC振荡器精度受工艺和温度影响的问题。

💡 主要创新点

重要性
发表年份
ISSCC 2009

🏷 关键词

片上振荡器松弛振荡器功率平均反馈电源电压比例参考低功耗

📄 原文摘要

Recently, on-chip reference oscillators are required for low-cost single-chip applications including biomedical sensors, microcomputers, high-speed interfaces such as DDR I/F and HDMI (for initial negotiation), and SoCs. RC oscillators (including relaxation oscillators) were developed to realize on-chip oscillators with standard CMOS processes. In this paper, a power-averaging feedback (PAF) concept for accurate oscillators with low power and small area is presented. Figure 23.8.1 shows the block diagram and a generic waveform of a conventional relaxation oscillator. Oscillation is performed by periodicive charging and discharging of the capacitor C as follows; 1: the voltage Vosc rises while charging C by I1, 2: If Vosc>Vhigh, the top comparator sets RS-FF and changes the state of oscillator into discharging phase, 3: Vosc falls while discharging C by I2, 4: If Vosc<Vlow, the bottom comparator resets RS-FF and the state returns

👥 作者与机构

Yusuke Tokunaga, Shiro Sakiyama, Akinori Matsumoto, Shiro Dosho

Panasonic, Osaka, Japan

分类:Clocking & PLLs · 年份:ISSCC 2009