← 返回论文列表 📄 下载原文 PDF  ISSCC 2009 · 5.4
ISSCC 2009Session 5 · POTPOURRI: PLL, OPTICAL, DSLWireline I/O0.13µm CMOS

mW 7GHz and 1.6mW 60GHz Frequency Dividers with Locking-Range Enhancement in 0.13µm CMOS

⚡ 本页包含 AI 生成的分析内容,仅供参考

📋 论文概要

该论文提出了两种基于LC的注入锁定分频器(ILFD),分别在7GHz和60GHz频率下工作,功耗仅为1.2mW和1.6mW,并采用新技术增强锁定范围,解决了高Q谐振器导致锁定范围窄的问题。

💡 主要创新点

工艺节点
0.13µm CMOS
重要性
发表年份
ISSCC 2009

🏷 关键词

注入锁定分频器锁定范围增强低功耗

📄 原文摘要

Frequency dividers are key components for frequency synthesis in wireless and wireline communication systems. Among different types of frequency dividers, LC-based injection-locked frequency dividers (ILFDs) feature highfrequency operation at low power consumption, but their locking range is quite narrow due to the high-Q nature of the resonator. Recently, design techniques to enhance the locking range of ILFDs have been reported. Injection into two coupled LC oscillators [1] and sandwiched injection into two identical LC oscillators [2] are proposed, but these techniques are suitable for dividers with quadrature outputs. Inductive-peaking and transconductance enhancement techniques [3, 5] are also used but they require extra inductors and thus larger chip area. In this paper, a simple but effective technique is presented to improve the locking range of ILFDs without extra inductive components while consuming low power.

👥 作者与机构

Sujiang Rong, Alan W.L. Ng, Howard C. Luong

Hong Kong University of Science and Technology, Hong Kong, China

分类:Wireline I/O · 年份:ISSCC 2009