← 返回论文列表 📄 下载原文 PDF  ISSCC 2009 · 9.7
ISSCC 2009Session 9 · DATA CONVERTER TECHNIQUESData Converters

A 20MHz BW 68dB DR CT ∆Σ ADC Based on a MultiBit Time-Domain Quantizer and Feedback Element

⚡ 本页包含 AI 生成的分析内容,仅供参考

📋 论文概要

本文提出了一种基于多比特时域量化器和反馈元件的连续时间ΔΣ ADC,实现了20MHz带宽和68dB动态范围。该设计利用时域数字信号处理技术克服纳米CMOS工艺中模拟电路实现的挑战,适用于无线通信应用。

💡 主要创新点

核心指标
20MHz BW, 68dB DR
重要性
发表年份
ISSCC 2009

🏷 关键词

连续时间ΔΣ ADC时域量化器时域数字信号处理低功耗

📄 原文摘要

Edgar Sánchez-Sinencio1, Jose Silva-Martinez1, Chinmaya Mishra1,2, Lei Chen1, Erik Pankratz1 1 Texas A&M University, College Station, TX Qualcomm, San Diego, CA 2 Low-power, small-area, 20MHz-BW ADCs that can be integrated in nanoscale CMOS technologies are of immense interest to the wireless communication industry. Implementation of high-performance analog circuits in nanometric technologies faces several challenges [1]. Time-domain digital signal processing (TDSP) [2] can be used as an alternative for some analog circuits to overcome these challenges. The TDSP technique utilizes the high timing resolution available in nanoscale technologies, and can be implemented using digital circuits that are inherently less susceptible to noise. Circuits using this technique also become faster, smaller and consume less power with technology scaling. Hence, solutions using TDSP with as many digital circuits as possible are

👥 作者与机构

Vijay Dhanasekaran1,2, Manisha Gambhir1, Mohamed M. Elsayed1,

分类:Data Converters · 年份:ISSCC 2009