← 返回论文列表 📄 下载原文 PDF  ISSCC 2010 · 5.2
ISSCC 2010Session 5 · PROCESSORSDigital Processors40nm

A 40nm 16-Core 128-Thread CMT SPARC SoC Processor

⚡ 本页包含 AI 生成的分析内容,仅供参考

📋 论文概要

本文介绍了一款40nm工艺的16核128线程CMT SPARC SoC处理器(代号Rainbow Falls),通过集成16个增强的8线程SPARC核心,将片上线程数提升至前作UltraSparc T2+的两倍。该处理器在相同功耗范围内实现了更高的集成度与可扩展性,包括更大的L2缓存和更高的I/O带宽,解决了多核多线程处理器在高性能计算中的功耗与性能平衡问题。

💡 主要创新点

工艺节点
40nm
重要性
发表年份
ISSCC 2010

🏷 关键词

SPARCCMT多核处理器SoC40nm

📄 原文摘要

Changku Hwang, Hongping Li, Alan Smith, Timothy Johnson, Francis Schumacher, David Greenhill, Ana Sonia Leon, Allan Strong Sun Microsystems, Santa Clara, CA This next generation of Chip Multithreaded (CMT) SPARC SoC processor, code named Rainbow Falls [1], doubles on-chip thread count over its predecessor the UltraSparc T2+. The chip offers high levels of integration and scalability with twice the number of cores, a larger L2 cache, and higher maximum I/O bandwidth, within the same power envelope. Sixteen 8-threaded enhanced SPARC cores (SPC) provide 128 threads in a single die, delivering the highest thread count for a general-purpose microprocessor. The new cache coherency further allows up to 4-way glueless systems with a total of 512 threads. Each core communicates with the unified 6MB L2 cache through a crossbar (CCX) delivering 461GB/s (Fig. 5.2.1). A gasket (CXG) is also introduced to manage the

👥 作者与机构

Jinuk Luke Shin, Kenway Tam, Dawei Huang, Bruce Petrick, Ha Pham,

分类:Digital Processors · 年份:ISSCC 2010