← 返回论文列表 📄 下载原文 PDF  ISSCC 2011 · 3.4
ISSCC 2011Session 3 · RF TECHNIQUESRF & Wireless65nm CMOS

A 65nm CMOS Pulse-Width-Controlled Driver with 8Vpp Output Voltage for Switch-Mode RF PAs up to 3.6GHz

⚡ 本页包含 AI 生成的分析内容,仅供参考

📋 论文概要

该论文提出了一种采用65nm CMOS工艺的脉冲宽度控制驱动器,能够输出8Vpp电压并工作至3.6GHz,适用于开关模式射频功率放大器,解决了深亚微米CMOS中实现大功率射频PA的难题。

💡 主要创新点

核心指标
8Vpp output voltage, up to 3.6GHz operation
工艺节点
65nm CMOS
重要性
发表年份
ISSCC 2011

🏷 关键词

脉冲宽度控制开关模式RF功率放大器65nm CMOS高压驱动器

📄 原文摘要

Melina Apostolidou2, Leo C.N. de Vreede1, Domine Leenaerts2, Jan Sonsky3 1 Delft University of Technology, Delft, The Netherlands, NXP Semiconductors, Eindhoven, The Netherlands, 3 NXP-TSMC Research Center, Leuven, Belgium 2 State-of-the-art wireless communication radios are implemented in deep-submicron CMOS, including the RF power amplifiers (PAs). However, in wireless infrastructure systems, the RF PA is often realized in an LDMOS or a compound technology to obtain the required large output powers. For next-generation reconfigurable infrastructure systems, the switch-mode PAs (SMPA) seem to offer the required flexibility for multiband multimode transmitters. In order to interface the high-power devices of the SMPA with the digital CMOS blocks of the transmitter, a wideband RF CMOS driver capable to generate high voltage (HV) swings is required. In this way, digital signal processing can be directly applied

👥 作者与机构

David A. Calvillo-Cortes1, Mustafa Acar2, Mark P. van der Heijden2,

分类:RF & Wireless · 年份:ISSCC 2011