← 返回论文列表 📄 下载原文 PDF  ISSCC 2011 · 4.8
ISSCC 2011Session 4 · ENTERPRISE PROCESSORS & COMPONENTSDigital Processors32nm CMOS

A 32nm 3.1 Billion Transistor 12-Wide-Issue Itanium® Processor for Mission-Critical Servers

⚡ 本页包含 AI 生成的分析内容,仅供参考

📋 论文概要

本文介绍了一款名为Poulson的32nm工艺、31亿晶体管、12路发射的安腾处理器,专为关键任务服务器设计。该处理器集成了8个多线程64位核心、32MB末级缓存和基于环的系统接口,实现了与上一代Tukwila处理器的插座兼容。

💡 主要创新点

工艺节点
32nm CMOS
重要性
发表年份
ISSCC 2011

🏷 关键词

安腾处理器32nm工艺多核处理器环状系统接口末级缓存

📄 原文摘要

named Poulson, has eight multi-threaded 64 bit cores. Poulson is socket compatible with the current Intel® Itanium® Processor 9300 series (Tukwila) [1]. The new design integrates a ring-based system interface derived from portions of previous Xeon® and Itanium® processors, and includes 32MB of Last Level Cache (LLC). The processor is designed in Intel®’s 32nm CMOS technology utilizing high-K dielectric metal gate transistors [2] combined with nine layers of copper interconnect. The 18.2×29.9mm2 die contains 3.1 billion transistors, with 720 million allocated to the eight cores (Fig. 4.8.1). A total of 54MB of on die cache is distributed throughout the core and system interface. Poulson implements twice as many cores as Tukwila while lowering the thermal design power (TDP)

👥 作者与机构

Reid J. Riedlinger1, Rohit Bhatia1, Larry Biro2, Bill Bowhill2, Eric Fetzer1,

Paul Gronowski2, Tom Grutkowski1 1 Intel, Fort Collins, CO, Intel, Hudson, MA 2 The next generation in the Intel® Itanium® processor family, code

分类:Digital Processors · 年份:ISSCC 2011