← 返回论文列表 📄 下载原文 PDF  ISSCC 2013 · 15.4
ISSCC 2013Session 15 · DATA CONVERTER TECHNIQUESData Converters

A 1V 14b Self-Timed Zero-Crossing-Based Incremental ΔΣ ADC

⚡ 本页包含 AI 生成的分析内容,仅供参考

📋 论文概要

本文提出一种无时钟的自定时增量ΔΣ ADC,采用过零点检测技术,无需专用时钟信号,从而降低功耗和系统复杂度。该ADC适用于能量受限的传感器应用,可自动断电以适应不同转换速率。

💡 主要创新点

重要性
发表年份
ISSCC 2013

🏷 关键词

自定时ADC增量ΔΣ ADC低功耗传感器应用

📄 原文摘要

This paper introduces a clock-free self-timed incremental ΔΣ ADC. Unlike conventional ΔΣ ADCs, it does not require a dedicated clock signal, thus saving energy and reducing system complexity. As such, it has similar advantages as self-timed (or asynchronous) SAR ADCs [1]. It is particularly suited for use in energy-constrained sensor applications, in which conversions of a quasistatic input signal are triggered by infrequent and possibly irregular external events. As it autonomously powers down upon completion of a conversion, it can adapt to a wide range of conversion rates in an energy-efficient way. In contrast with asynchronous ΔΣ modulators, which also operate without a clock [2], the ΔΣ ADC described in this paper employs a discrete-time switchedcapacitor loop filter and a clocked comparator, albeit self-timed, and therefore has the same noise-shaping characteristics as a conventional discrete-time

👥 作者与机构

Chao Chen, Zhichao Tan, Michiel A. P. Pertijs

Delft University of Technology, Delft, The Netherlands

分类:Data Converters · 年份:ISSCC 2013