⚡ 本页包含 AI 生成的分析内容,仅供参考
本文提出了一种2.5-3.3GHz的CMOS Class-D VCO,利用纳米CMOS工艺的优良开关特性,在GHz频段首次实现了Class-D振荡器。相比传统的Class-B和Class-C振荡器,该设计在保持相同相位噪声水平下进一步降低了功耗。
Power consumption in LC oscillators for wireless communications is a popular research topic, where the Class-C oscillator [1] has been proposed to improve the efficiency of the standard Class-B oscillator (most often referred to as crosscoupled differential-pair LC-tank oscillator). In this work, we introduce the ClassD oscillator to further reduce power consumption for a desired phase noise level. Class-D oscillators have been known since 1959 [2], but their use in GHz applications had to wait for nm CMOS processes offering excellent switches with manageable parasitic capacitances. The schematic of the NMOS Class-D oscillator in Fig. 20.1.1 shows that it is equivalent to a Class-B oscillator without any current control. If the product of drain voltage and current in the MOS switches is zero, all power consumption occurs in the LC tank, as expected in an ideal Class-D design. In practice, simulations show that power efficiency in excess of 90% is achievable.
Luca Fanori, Pietro Andreani
Lund University, Lund, Sweden